Abstract -Design and test data for a full waveguide band MMIC tripler using anti-parallel Schottky diodes are reported in this paper. The circuit outputs between -3.7 dBm and +2.0 dBm from 75 to 110 GHz. When tuned for power flatness, the output is between -4.6 dBm and -1.3 dBm across the band. The conversion efticiency is about 1.5% in both cases. To the authors' knowledge, this is the first reported MMIC frequency tripler to cover the entire W-Band.
I. INTRODUCTION Signal sources in W-Band are of interest for various applications including atmospheric remote sensing, automotive radar systems, and test instrumentation. A popular approach to generating these signals is to cascade a low-frequency source with one or more multipliers. This takes advantage of the superior oscillator technology at lower frequencies.
Many types of multipliers can be used. Both doublers [3] - [4] and triplers [SI- [lo] have been reported. Some designers favor transistor multipliers [9] -[ lo], citing improved conversion loss. However, diode multipliers are more common in the millimeter-wave range, owing to improved frequency response and stability. Unfortunately, most of the reported circuits do not cover the full waveguide bandwidth. Two notable exceptions are the commercially available components produced by Millitech [SI and Pacific Millimeter Products [6] . These waveguide circuits deliver on the order of 1 mW across W-Band with 2% conversion efficiency.
However, Monolithic Millimeter-Wave Integrated Circuits (MMICs) are often preferable to waveguide circuits due to their compactness, repeatable performance, and low-cost fabrication in large quantities. This paper describes the design and evaluation of a wideband MMIC tripler using planar Schottky diode technology.
DESIGN
The tripler was designed around an anti-parallel diode pair. This configuration is useh1 for producing the third harmonic of the drive frequency while suppressing the even harmonics [7] . Suppression of the 4* harmonic is of Schematic of the tripler, showing MIM capacitors, particular importance in this design because at some frequencies it will fall within the designed output band. For example, an input signal at 26 GHz will lead to the desired output at 78 GHz, as well as an undesired tone at 104 GHz. This spurious component cannot be rejected by filtering because that would also attenuate the desired signal for inputs at the high end of the band.
A photograph of the chip appears in Figure 1 , and a schematic is shown in Figure 2 . The microstrip network on the input port is designed to provide a conjugate match from 25-37 GHz. The tuning-stub incorporates a series of air-bridges along its length. This was done in order to allow minor adjustments to be made after fabrication. By selectively breaking one of these air-bridges with a needle probe, the length of the stub can be shortened. After the matching network is a pair of open-circuited stubs designed to present an approximate short-circuit at the diodes from 75-110 GHz. This provides frequency isolation as well as a ground-return for the output. The bias line for both diodes is on the output side. Bypass capacitors are located at the appropriate positions on this line to match the diodes to the output port in WBand, while providing a ground-return for the input frequency. Thin-Film resistors were included in the bias path to protect the sensitive diodes from static damage. The output transmission line network consists entirely of grounded coplanar waveguide. Via holes were placed at quarter-wavelength intervals in the topside ground-planes to suppress parallel plate modes.
The circuit design described above was entered into HP's Advanced Design System (ADS). Using the optimization routines provided with this software, the passive network parameters, such as transmission line 
MEASUREMENTS

Scalar measurements were performed on several chips.
A block diagram of the test setup is shown in Figure 3 Between -4 dBm and +2 dBm was measured across the band for high drive level. Figure 5 shows the simulated performance along with measurement under the same drive conditions. In general, the chip delivered 1-3 dB less power than predicted. Output power versus input power for several frequency points is plotted in Figure 6 , showing that the tripler was not saturated during these measurements. This suggests that higher output power is achievable.
An attempt was made to improve the power flatness by trimming the input tuning stub. The middle air-bridge on this stub was broken with a needle probe and micromanipulator. Also, the bias voltage was adjusted to optimize the conversion loss at the worst frequency point, anticipating a sacrifice in output power at other frequencies. The result of this adjustment is plotted in Figure 7 . For input power of 16 dBm, the chip delivered between -4.6 dBm and -1.3 dBm from 75-1 10 GHz. Additional tests were performed to characterize the output power spectrum of the tripler. This data is shown in Figure 8 . Of critical importance is the 4" harmonic from 100-1 10 GHz, the range over which both the 3rd and 4* harmonics fall within the designed output band. As the plot shows, the 4" harmonic is more then 20 dB below the desired output. The 5* harmonic is not so well suppressed by the MMIC, measured as high as -14 dBm, but at 130 GHz this tone is far enough out of band to be filtered easily.
IV. CONCLUSION
A full W-Band MMIC frequency tripler has been presented. The design uses a pair of 1x3 p planar Schottky diodes on GaAs in the anti-parallel configuration. It delivers up to 0.74 mW of power with no more than 3.3 dB variation from 75-1 10 GHz. This is believed to be the first MMIC tripler reported to provide relatively flat output power across the entire W-Band. Plans are already being made to integrate this chip with a full W-Band power amplifier MMIC [12] to create a 50 mW power source in a compact multi-chip module.
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